PCIe 6.0 delivers massive bandwidth increases across standard lane configurations: 8 GB/s (Unidirectional) 32 GB/s (Unidirectional) x16 Lanes: 128 GB/s (Unidirectional) / (Bidirectional) Frequency: 16 GHz Nyquist frequency (identical to PCIe 5.0) 🛠️ The Three Major Innovations
PCI Express (PCIe) Base Specification Revision 6.0 is the first major architectural shift in the standard's history. It doubles the data rate to pci express base specification revision 60 pdf
To address the increased noise sensitivity of PAM-4 signaling, PCIe 6.0 introduces . PCIe 6
Previous generations of PCIe used NRZ (Non-Return to Zero) signaling. NRZ transmits 1 bit per clock cycle using two voltage levels (high and low). NRZ transmits 1 bit per clock cycle using
18;write_to_target_document7;default0;93c;18;write_to_target_document1a;_IjfuabDdArHMkPIPzf-k8QE_20;a3; 0;93a;0;788; Feature 0;4e8; 32 GT/s per lane 64 GT/s per lane0;578; Bi-directional Bandwidth (x16) Up to 128 GB/s Up to 256 GB/s Signaling Method0;495; NRZ (Non-Return-to-Zero) PAM4 (Pulse Amplitude Modulation 4-level) Encoding Scheme 128b/130b0;4da; FLIT-based (Flow Control Unit) Error Correction Lightweight FEC + CRC0;432; Power Management Basic L1 states New L0p (Low Power State) 0;1f7;0;994; Data source: PCI-SIG and industry guides. 0;16;
The spec explicitly defines how CXL transactions map to the new FLIT mode. If you are building "Pooled Memory" resources, the PCIe 6.0 PDF is required reading to understand the timers and retry mechanisms.
To double speed without increasing frequency, PCIe 6.0 introduced three critical technologies: 1. PAM4 Signaling (Pulse Amplitude Modulation) Previous Gens (1.0–5.0):
